Sciweavers

26 search results - page 6 / 6
» ieeepact 2006
Sort
View
IEEEPACT
2006
IEEE
14 years 4 months ago
Overlapping dependent loads with addressless preload
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
Zhen Yang, Xudong Shi, Feiqi Su, Jih-Kwon Peir