107
Voted
ISCAS
2008
IEEE
15 years 10 months ago
2008
IEEE
—A 333MHz-1GHz all-digital multiphase delay-locked loop with precise multi-phase output has been designed with TSMC 130nm CMOS technology model. A modified binary search algorith...