PRDC
2005
IEEE
14 years 6 months ago
2005
IEEE
An important issue in modern cache designs is bridging the gap between wire and device delays. This warrants the use of more regular and modular structures to mask wire latencies....