Sciweavers

CHARME
2005
Springer
136views Hardware» more  CHARME 2005»
14 years 18 days ago
Acceleration of SAT-Based Iterative Property Checking
Today, verification is becoming the dominating factor for successful circuit designs. In this context formal verification techniques allow to prove the correctness of a circuit ...
Daniel Große, Rolf Drechsler