Sciweavers

VLSID
2005
IEEE
140views VLSI» more  VLSID 2005»
15 years 20 days ago
Variable Resizing for Area Improvement in Behavioral Synthesis
High level synthesis tools transform an algorithmic description to a register transfer language (RTL) description of the hardware. The algorithm behavior is typically described in...
R. Gopalakrishnan, Rajat Moona