DSD
2008
IEEE
15 years 28 days ago
2008
IEEE
We propose a method to efficiently design a “parity generator”, which is a stand-alone block producing multiple parity bits of a given circuit. The parity generator is designe...