Sciweavers

GLVLSI
2003
IEEE
239views VLSI» more  GLVLSI 2003»
14 years 4 months ago
A novel 32-bit scalable multiplier architecture
In this paper, we present a novel hybrid multiplier architecture that has the regularity of linear array multipliers and the performance of tree multipliers and is highly scalable...
Yeshwant Kolla, Yong-Bin Kim, John Carter