Sciweavers

    DAC
    2005
    ACM
    109views Computer Architecture» more  DAC 2005»
    Low power network processor design using clock gating
    16 years 3 months ago
    Low power network processor design using clock gating
    Download  nepsim.cs.ucr.edu
    Abstract-- Network processors (NPs) have emerged as successful platforms to providing both high performance and flexibility in building powerful routers. Typical NPs incorporate mu...
    Jia Yu, Jun Yang 0002, Laxmi N. Bhuyan, Yan Luo
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.