163
Voted
VLSI
2007
Springer
16 years 7 days ago
2007
Springer
— Software simulation remains the most used method for VHDL RTL functional verification. The functional verification process essentially consists of two parts. The first one is t...