Sciweavers

GLVLSI
1999
IEEE
81views VLSI» more  GLVLSI 1999»
14 years 3 months ago
Parallel Saturating Fractional Arithmetic Units
This paper describes the designs of a saturating adder, multiplier, single MAC unit, and dual MAC unit with one cycle latencies. The dual MAC unit can perform two saturating MAC o...
Navindra Yadav, Michael J. Schulte, John Glossner