108
click to vote
ASPDAC
2006
ACM
15 years 6 months ago
2006
ACM
- This paper presents a new test and characterization scheme for 10+ GHz low jitter wide band PLL in 90 nm partially depleted (PD) Silicon-On-Insulator (SOI) CMOS technology. We me...