GLVLSI 2008 - PDF Preprint Papers

GLVLSI 2008 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-2008 Paper

click to vote

GLVLSI
2008
IEEE

204views VLSI» more GLVLSI 2008»

NBTI resilient circuits using adaptive body biasing

13 years 11 months ago

Download people.virginia.edu

Reliability has become a practical concern in today’s VLSI design with advanced technologies. In-situ sensors have been proposed for reliability monitoring to provide advance wa...

Zhenyu Qi, Mircea R. Stan

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	204	NBTI resilient circuits using adaptive body biasing	claim
2	197	Efficient tree topology for FPGA interconnect network	claim
3	190	A low leakage 9t sram cell for ultra-low power operation	claim
4	183	An analytical model for the upper bound on temperature differences on a chip	claim
5	169	Simultaneous optimization of memory configuration and code allocation for low power embedded systems	claim
6	157	Coverage-driven automatic test generation for uml activity diagrams	claim
7	150	Using unsatisfiable cores to debug multiple design errors	claim
8	147	Statistical timing analysis of flip-flops considering codependent setup and hold times	claim
9	140	A table-based method for single-pass cache optimization	claim
10	140	Guided test generation for isolation and detection of embedded trojans in ics	claim
11	137	Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy	claim
12	129	Variational capacitance modeling using orthogonal polynomial method	claim
13	128	NBTI-aware flip-flop characterization and design	claim
14	121	FEKIS: a fast architecture-level thermal analyzer for online thermal regulation	claim
15	120	SAT-based equivalence checking of threshold logic designs for nanotechnologies	claim
16	117	Delay driven AIG restructuring using slack budget management	claim
17	112	Instruction cache leakage reduction by changing register operands and using asymmetric sram cells	claim
18	105	A process and supply variation tolerant nano-CMOS low voltage, high speed, a/d converter for system-on-chip	claim
19	95	In-order pulsed charge recycling in off-chip data buses	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers