ASAP 2003 - PDF Preprint Papers

ASAP 2003 Architectures and Processors Application-Specific Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASAP-2003 Paper

click to vote

ASAP
2003
IEEE

169views Hardware» more ASAP 2003»

Combined Multiplication and Sum-of-Squares Units

14 years 6 months ago

Download www.glossner.org

Multiplication and squaring are important operations in digital signal processing and multimedia applications. This paper presents designs for units that implement either multipli...

Michael J. Schulte, Louis Marquette, Shankar Krith...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	Combined Multiplication and Sum-of-Squares Units	claim
2	155	Decimal Multiplication Via Carry-Save Addition	claim
3	153	Hardware Synthesis for Multi-Dimensional Time	claim
4	141	Automatic Instruction Set Extension and Utilization for Embedded Processors	claim
5	134	Color Space Conversion for MPEG decoding on FPGA-augmented TriMedia Processor	claim
6	133	Storage Management in Process Networks using the Lexicographically Maximal Preimage	claim
7	124	Arbitrary Bit Permutations in One or Two Cycles	claim
8	117	Application-Specific Computing with Adaptive Register File Architectures	claim
9	115	Context-Aware Process Networks	claim
10	114	An Efficient Disk-Array-Based Server Design for a Multicast Video Streaming System	claim
11	113	A VLSI Architecture for Advanced Video Coding Motion Estimation	claim
12	112	Comparison of Branching CORDIC Implementations	claim
13	108	Physical Planning for On-Chip Multiprocessor Networks and Switch Fabrics	claim
14	107	Energy Aware Register File Implementation through Instruction Predecode	claim
15	99	Using Group Theory to Specify Application Specific Interconnection Networks for SIMD DSPs	claim
16	97	Modular Multiplication for FPGA Implementation of the IDEA Block Cipher	claim
17	91	Reconfigurable Computing and Electronic Nanotechnology	claim
18	89	Complex Division with Prescaling of Operands	claim
19	77	Systematic Register Bypass Customization for Application-Specific Processors	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers