CHES 2007 - PDF Preprint Papers

CHES 2007 International Workshop on Cryptographic Hardware and Embedded Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CHES-2007 Paper

click to vote

CHES
2007
Springer

328views Cryptology» more CHES 2007»

High-Speed True Random Number Generation with Logic Gates Only

14 years 6 months ago

Download islab.oregonstate.edu

It is shown that the amount of true randomness produced by the recently introduced Galois and Fibonacci ring oscillators can be evaluated experimentally by restarting the oscillato...

Markus Dichtl, Jovan Dj. Golic

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	328	High-Speed True Random Number Generation with Logic Gates Only	claim
2	327	On the Power of Bitslice Implementation on Intel Core2 Processor	claim
3	187	PRESENT: An Ultra-Lightweight Block Cipher	claim
4	173	Collision Attacks on AES-Based MAC: Alpha-MAC	claim
5	171	Evaluation of the Masked Logic Style MDPL on a Prototype Chip	claim
6	165	FPGA Intrinsic PUFs and Their Use for IP Protection	claim
7	157	A Hardware-Assisted Realtime Attack on A5/2 Without Precomputations	claim
8	154	Multi-gigabit GCM-AES Architecture Optimized for FPGAs	claim
9	136	CAIRN 2: An FPGA Implementation of the Sieving Step in the Number Field Sieve Method	claim
10	131	Gaussian Mixture Models for Higher-Order Side Channel Analysis	claim
11	131	Differential Behavioral Analysis	claim
12	126	How to Maximize the Potential of FPGA Resources for Modular Exponentiation	claim
13	122	Two New Techniques of Side-Channel Cryptanalysis	claim
14	118	AES Encryption Implementation and Analysis on Commodity Graphics Processing Units	claim
15	115	Highly Regular Right-to-Left Algorithms for Scalar Multiplication	claim
16	113	Power Analysis Resistant AES Implementation with Instruction Set Extensions	claim
17	112	Arithmetic Operators for Pairing-Based Cryptography	claim
18	111	TEC-Tree: A Low-Cost, Parallelizable Tree for Efficient Defense Against Memory Replay Attacks	claim
19	110	RFID Noisy Reader How to Prevent from Eavesdropping on the Communication?	claim
20	107	Secret External Encodings Do Not Prevent Transient Fault Analysis	claim
21	106	Information Theoretic Evaluation of Side-Channel Resistant Logic Styles	claim
22	105	On the Implementation of a Fast Prime Generation Algorithm	claim
23	101	Power and EM Attacks on Passive 13.56 MHz RFID Devices	claim
24	99	Masking and Dual-Rail Logic Don't Add Up	claim
25	97	A First-Order DPA Attack Against AES in Counter Mode with Unknown Initial Counter	claim
26	95	Side Channel Cryptanalysis of a Higher Order Masking Scheme	claim
27	94	MAME: A Compression Function with Reduced Hardware Requirements	claim
28	89	DPA-Resistance Without Routing Constraints?	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers