DSD 2009 - PDF Preprint Papers

DSD 2009 Euromicro Symposium on Digital Systems Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DSD-2009 Paper

click to vote

DSD
2009
IEEE

387views Hardware» more DSD 2009»

Architecture and DSP Implementation of a DVB-S2 Baseband Demodulator

14 years 7 months ago

Download www.loe.ee.upatras.gr

—This paper presents the design and implementation of a baseband demodulator for DVB-S2 satellite receivers. In order to meet the requirements of different complex and multidomai...

Panayiotis Savvopoulos, Nikolaos Papandreou, Theod...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	387	Architecture and DSP Implementation of a DVB-S2 Baseband Demodulator	claim
2	160	Conservative Dynamic Energy Management for Real-Time Dataflow Applications Mapped on Multiple Processors	claim
3	152	ARROW - A Generic Hardware Fault Injection Tool for NoCs	claim
4	148	SIMD Architectural Enhancements to Improve the Performance of the 2D Discrete Wavelet Transform	claim
5	147	A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation	claim
6	145	High Performance Image Processing on a Massively Parallel Processor Array	claim
7	144	Composable Resource Sharing Based on Latency-Rate Servers	claim
8	141	A Reconfigurable Frame Interpolation Hardware Architecture for High Definition Video	claim
9	136	An Evaluation of Behaviors of S-NUCA CMPs Running Scientific Workload	claim
10	133	Deductive Fault Simulation for Asynchronous Sequential Circuits	claim
11	126	Architecture-Driven Synthesis of Reconfigurable Cells	claim
12	124	Network-on-Chip Architecture Exploration Framework	claim
13	118	The Case for a Balanced Decomposition Process	claim
14	118	Internet-Router Buffered Crossbars Based on Networks on Chip	claim
15	118	On the Risk of Fault Coupling over the Chip Substrate	claim
16	111	Robustness Check for Multiple Faults Using Formal Techniques	claim
17	106	Model-Driven Design of Embedded Multimedia Applications on SoCs	claim
18	105	Design of a Highly Dependable Beamforming Chip	claim
19	104	Simultaneous Multithreading VLIW DSP Architecture with Dynamic Dispatch Mechanism	claim
20	95	The Parallel Sieve Method for a Virus Scanning Engine	claim
21	93	Transactions Sequence Tracking by means of Dynamic Binary Instrumentation of TLM Models	claim
22	92	Soft Error Tolerant Asynchronous Circuits Based on Dual Redundant Four State Logic	claim
23	92	Synthesizing Reversible Circuits for Irreversible Functions	claim
24	90	Instruction Precomputation for Fault Detection	claim
25	88	A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor	claim
26	85	Thermal-Aware Test Scheduling for Core-Based SoC in an Abort-on-First-Fail Test Environment	claim
27	84	Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures	claim
28	83	Streaming Reduction Circuit	claim
29	77	Pulse Generation for On-chip Data Transmission	claim
30	71	Representation of Incompletely Specified Index Generation Functions Using Minimal Number of Compound Variables	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers