HPCA 2001 - PDF Preprint Papers

HPCA 2001 International Symposium on High-Performance Computer Architecture

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed HPCA-2001 Paper

click to vote

HPCA
2001
IEEE

237views Distributed And Parallel Com...» more HPCA 2001»

A Delay Model and Speculative Architecture for Pipelined Routers

15 years 24 days ago

Download cva.stanford.edu

This paper introduces a router delay model that accurately models key aspects of modern routers. The model accounts for the pipelined nature of contemporary routers, the specific ...

Li-Shiuan Peh, William J. Dally

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	237	A Delay Model and Speculative Architecture for Pipelined Routers	claim
2	161	An Architectural Evaluation of Java TPC-W	claim
3	159	Call Graph Prefetching for Database Applications	claim
4	148	Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency	claim
5	146	DRAM Energy Management Using Software and Hardware Directed Power Mode Control	claim
6	144	Dynamic Branch Prediction with Perceptrons	claim
7	144	Automatically Mapping Code on an Intelligent Memory Architecture	claim
8	143	Dynamic Thermal Management for High-Performance Microprocessors	claim
9	135	Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors	claim
10	124	Self-Tuned Congestion Control for Multiprocessor Networks	claim
11	121	Branch History Guided Instruction Prefetching	claim
12	120	JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers	claim
13	116	Speculative Data-Driven Multithreading	claim
14	115	An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches	claim
15	113	Reevaluating Online Superpage Promotion with Hardware Support	claim
16	113	Quantifying the Impact of Architectural Scaling on Communication	claim
17	113	CARS: A New Code Generation Framework for Clustered ILP Processors	claim
18	111	Performance of Hardware Compressed Main Memory	claim
19	109	A New Scalable Directory Architecture for Large-Scale Multiprocessors	claim
20	99	Reducing DRAM Latencies with an Integrated Memory Hierarchy Design	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers