TVLSI 1998 - PDF Preprint Papers

TVLSI 1998

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed TVLSI-1998 Paper

click to vote

TVLSI
1998

135views more TVLSI 1998»

Wave-pipelining: a tutorial and research survey

13 years 11 months ago

Download www.cs.princeton.edu

— Wave-pipelining is a method of high-performance circuit design which implements pipelining in logic without the use of intermediate latches or registers. The combination of hig...

Wayne P. Burleson, Maciej J. Ciesielski, Fabian Kl...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	135	Wave-pipelining: a tutorial and research survey	claim
2	124	Computing support-minimal subfunctions during functional decomposition	claim
3	123	On-line fault detection for bus-based field programmable gate arrays	claim
4	122	Algorithm-based low-power transform coding architectures: the multirate approach	claim
5	118	Automatic generation of error control codes for computer applications	claim
6	109	Power estimation of embedded systems: a hardware/software codesign approach	claim
7	101	High-performance automatic target recognition through data-specific VLSI	claim
8	99	Some experiments about wave pipelining on FPGA's	claim
9	95	Bounds on pseudoexhaustive test lengths	claim
10	89	Robust RTL power macromodels	claim
11	88	Time multiplexed color image processing based on a CNN with cell-state outputs	claim
12	86	Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's	claim
13	83	Low overhead fault-tolerant FPGA systems	claim
14	81	Maximum power estimation for CMOS circuits using deterministic and statistical approaches	claim
15	80	Power optimization of core-based systems by address bus encoding	claim
16	79	Statistical estimation of average power dissipation using nonparametric techniques	claim
17	74	Synthesis of area-efficient and high-throughput rate data format converters	claim
18	71	Testability analysis and behavioral testing of the Hopfield neural paradigm	claim
19	64	Effect of the prefabricated routing track distribution on FPGA area-efficiency	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers