Multi-clock pipelined design of an IEEE 802.11a physical layer transmitter

Among different wireless LAN technologies 802.11a has recently become popular due to its high throughput, large system capacity, and relatively long range. In this paper, we propose a reconfigurable architecture for the 802.11a physical layer transmitter, which has low latency and low power consumption due to its pipelined structure. Data from the MAC layer can continuously flow through the pipeline without excessive buffering and handshaking within the physical layer. Dynamically reconfiguring this architecture to work at any data rate supported by 802.11a (eight different modes) can be performed within a few cycles, simply by adjusting the period of two clock signals and changing the value of a 3-bit control signal. Our architecture, prototyped on a Xilinx Virtex-II Pro FPGA, occupies the area of 2059 slices and is estimated to consume 500 mW. These figures can be improved substantially in custom ASIC implementations.

• Type: Conference
• Year: 2006
• Where: IPPS
• Authors: Maryam Mizani, Daler N. Rakhmatov
• Keywords: 802.11a, Distributed And Parallel Computing, IPPS 2006, Physical Layer, Physical Layer Transmitter