A high level SoC power estimation based on IP modeling

Current electronic system design requires to be concerned with power consumption consideration. However, in a lot of design tools, the application power consumption budget is estimated after RTL synthesis. We propose in this article a methodology based on measurements which allows to model the application power consumption with architectural and algorithmic parameters. So, the modeled applications can be added in a library in order to help the system designer to determine early in the design flow the best adequacy between high performances and low power consumption.

• Type: Conference
• Year: 2006
• Where: IPPS
• Authors: David Elléouet, Nathalie Julien, Dominique Houzet
• Keywords: Application Power Consumption, Distributed And Parallel Computing, IPPS 2006, Power Consumption, Power Consumption Consideration