Scalable subgraph mapping for acyclic computation accelerators

Computer architects are constantly faced with the need to improve performance and increase the efficiency of computation in their designs. To this end, it is increasingly common to see acyclic computation accelerators appear in embedded processor designs. One major problem with adding accelerators to a design is that it is difficult to generate high-quality code utilizing them. Hand-written assembly code is typical, and if compiler support does exist, it is implemented using only greedy algorithms. In this work, we investigate more thorough techniques for compiling to processors with acyclic accelerators. Where as greedy solutions only explore one possible solution, the techniques presented in this paper explore the entire design space, when possible. Intelligent pruning methods are employed to ensure compilation is both tractable and scalable. Overall, our new compilation algorithms produce code that performs on average 10%, and up to 32% better than standard greedy methods. These ...

• Type: Conference
• Year: 2006
• Where: CASES
• Authors: Nathan Clark, Amir Hormati, Scott A. Mahlke, Sami Yehia
• Keywords: Acyclic Computation Accelerators, CASES 2006, Embedded Processors, Greedy