On-Line Detection of Control-Flow Errors in SoCs by Means of an Infrastructure IP Core

1 In sub-micron technology circuits high integration levels coupled with the increased sensitivity to soft errors even at ground level make the task of guaranteeing systems’ dependability more difficult than ever. In this paper we present a new approach to detect control-flow errors by exploiting a low-cost Infrastructure Intellectual Property (I-IP) core that works in cooperation with software-based techniques. The proposed approach is particularly suited when the system to be hardened is implemented as a System-onChip (SoC), since the I-IP can be added easily and it is independent on the application. Experimental results are reported showing the effectiveness of the proposed approach.

• Type: Conference
• Year: 2005
• Where: DSN
• Authors: Paolo Bernardi, Leticia Maria Veiras Bolzani, Maurizio Rebaudengo, Matteo Sonza Reorda, Fabian Vargas, Massimo Violante
• Keywords: Computer Networks, Control-flow Errors, DSN 2005, Infrastructure Intellectual Property, Sub-micron Technology Circuits