A high speed and leakage-tolerant domino logic for high fan-in gates

Robustness of high fan-in domino circuits is degraded by technology scaling due to exponential increase in leakage. In this paper, we propose a new domino circuit for high fan-in and high-speed applications in ultra deep submicron technologies. The proposed circuit employs a footer transistor that is initially OFF in the evaluation phase to reduce leakage and then turned ON to complete the evaluation. According to simulations in a predictive 70nm process, the proposed circuit increases noise immunity by more than 26X for wide OR gates and shows performance improvement of up to 20% compared to conventional domino logic circuits. The proposed circuit reduces the contention between keeper transistor and NMOS evaluation transistors at the beginning of evaluation phase. This results in less power dissipation for the proposed technique. Categories and Subject Descriptors B.6.1 [Logic Design]: Design Styles – leakage tolerance, high fan-in domino logic. General Terms Performance, Design, R...

• Type: Conference
• Year: 2005
• Where: GLVLSI
• Authors: Farshad Moradi, Hamid Mahmoodi-Meimand, Ali Peiravi
• Keywords: Domino Circuit, Domino Logic, Fan-in Domino Circuits, GLVLSI 2005, VLSI