Wire-driven microarchitectural design space exploration

— In this paper, we propose an interconnect-driven framework that performs an efficient and effective design space exploration for deep submicron processor architecture design. At the heart of our framework named AMPLE are wire delay-driven microarchitectural floorplanning and adaptive parameter tuning schemes that address interconnect issues with high exploration efficiency and accuracy. Our framework significantly outperforms the commonly used brute-force and Simulated Annealing methods in terms of exploration time efficiency as well as the performance and area quality for a large design space.

• Type: Conference
• Year: 2005
• Where: ISCAS
• Authors: Mongkol Ekpanyapong, Chinnakrishnan S. Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee
• Keywords: Deep Submicron Processor, Design Space Exploration, Framework Named Ample, ISCAS 2005