Calculation of intermodulation distortion in CMOS transconductance stage

—The linearity of the transconductance stage is of major concern in the design of some analog circuits. In this paper, Volterra series expansion is used to compute the intermodulation distortion of high frequency CMOS transconductance stage with source degeneration resistor. The MOS model used in this paper includes short-channel effects and gate-source capacitance, gate-drain capacitance, output resistance of MOS transistor. Analytical results are compared with simulation results and the influences of circuit parameters on circuit linearity are discussed.

• Type: Conference
• Year: 2005
• Where: ISCAS
• Authors: Lu Liu, Zhihua Wang, Guolin Li
• Keywords: CMOS Transconductance Stage, ISCAS 2005, Transconductance Stage, Volterra Series Expansion