A Temporal Assertion Extension to Verilog

Many circuit designs need to follow some temporal rules. However, it is hard to express and verify them in the past. Therefore, a temporal assertion extension to Verilog, called Temporal Wizard, is proposed in this paper. It provides several Verilog system tasks for the users to write assertions in testbench directly. Two new concepts, tag and thread, are also introduced so that data can be associated with temporal assertions and provide more functionalities than previous temporal assertion checkers.

• Type: Conference
• Year: 2004
• Where: ATVA
• Authors: Kai-Hui Chang, Wei-Ting Tu, Yi-Jong Yeh, Sy-Yen Kuo
• Keywords: ATVA 2004, Temporal Assertion, Temporal Assertion Extension, Temporal Rules