Synthesis of Asynchronous Hardware from Petri Nets

Abstract. As semiconductor technology strides towards billions of transistors on a single die, problems concerned with deep sub-micron process features and design productivity call for new approaches in the area of behavioural models. This paper focuses on some of recent developments and new opportunities for Petri nets in designing asynchronous circuits such as synthesis of asynchronous control circuits from large Petri nets generated from front-end specifications in hardware description languages. These new methods avoid using full reachability state space for logic synthesis. They include direct mapping of Petri nets to circuits, structural methods with linear programming, and synthesis from unfolding prefixes using SAT solvers.

• Type: Conference
• Year: 2003
• Where: AC
• Authors: Josep Carmona, Jordi Cortadella, Victor Khomenko, Alexandre Yakovlev
• Keywords: AC 2003, Asynchronous Control Circuits, Large Petri Nets, Petri Nets, Software Engineering