Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

24

FCCM
2000
IEEE

favoriteEmaildiscussreport

71views VLSI» more FCCM 2000»

Implementation of Near Shannon Limit Error-Correcting Codes Using Reconfigurable Hardware

14 years 3 months ago

Implementation of Near Shannon Limit Error-Correcting Codes Using Reconfigurable Hardware

Download www.csie.ntu.edu.tw

Benjamin A. Levine, R. Reed Taylor, Herman Schmit

Real-time Traffic

FCCM 2000 | VLSI |

claim paper

Related Content

» Unified decoder architecture for LDPCturbo codes

» A DynamicallyReconfigurable PowerEfficient Turbo Decoder

» Simulation based Development of Efficient Hardware for Sort based Algorithms

» VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond

» An adaptive ReedSolomon errorsanderasures decoder

» The effect of communication costs in solidstate quantum computing architectures

» Genetic Algorithm based Engine for DomainSpecific Reconfigurable Arrays

» Reconfigurable Universal Adder

» Accelerating String Set Matching in FPGA Hardware for Bioinformatics Research

Post Info
More Details (n/a)

Added	31 Jul 2010
Updated	31 Jul 2010
Type	Conference
Year	2000
Where	FCCM
Authors	Benjamin A. Levine, R. Reed Taylor, Herman Schmit

Comments (0)