Implementation of an Adaptive Reconfigurable Group Organized (ARGO) Parallel Architecture

The purpose of this paper is to demonstrate the implementation of an adaptable parallel architecture capable of system to task adaptation. The system implementation was based on XILINX FPGA devices. The adaptation was achieved by reconfiguring FPGAs to correspond to the task data flow graph. Scaling system resources and interconnecting them with a use of a virtual bus created clusters called group processors (GP). Each Group Processor operated as a fixed architecture system for the duration of the task. By developing custom macro operations such as vector processing units a speedup of as much as thirty times was obtained through hardware support and careful architecture selection. By developing multiple instances of macro-operations and combining them in GPs allowed efficient parallel processing.

• Type: Conference
• Year: 2000
• Where: PARELEC
• Authors: Lucas Szajek, Lev Kirischian
• Keywords: Adaptable Parallel Architecture, Distributed And Parallel Computing, Group Processor, PARELEC 2000, Task Data Flow