Inductive Noise Reduction at the Architectural Level

A methodology for reducing ground bounce in typical microprocessors and image processing architectures has been described. As we approach Gigascale Integration, chip power consumption is becoming a critical system parameter. Deactivating idle units provides needed reductions in power consumption. However, it introduces inductive noise that can limit voltage scaling. The paper introduces an architectural approach for reducing this inductive noise by providing gradual activation and deactivation of functional blocks. This technique provides a 2x reduction in ground bounce current on a 16 bit ALU simulated in SPICE, while reducing simulated SPEC95 performance by less than 5% on a typical superscalar architecture. It has also been demonstrated to be effective for image processing SIMD architectures.

• Type: Conference
• Year: 2000
• Where: VLSID
• Authors: Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Vivek Tiwari
• Keywords: Ground Bounce, Inductive Noise, Power Consumption, VLSI, VLSID 2000