A Synthesis Algorithm for Modular Design of Pipelined Circuits

: This paper presents a synthesis algorithm for pipelined circuits. The circuit is specified as a collection of independent, looselycoupled modules connected by queues. The synthesis algorithm transforms this asynchronous, modular specification into a synchronous, tightlycoupled, and fully pipelined circuit in which queues are implemented as finite buffers. Data is read from the buffers at the begining of each clock cycle, new values are computed, then the new results are written back into the buffers at the end of each clock cycle. We have implemented a prototype synthesizer that is capable of automatically generating synchronous, fully pipelined implementations of modular specifications. This paper presents experimental results from this synthesizer.

• Type: Conference
• Year: 1999
• Where: IFIP
• Authors: Maria-Cristina V. Marinescu, Martin C. Rinard
• Keywords: IFIP 1999, Modular Specifications, Programming Languages, Synthesis Algorithm, Synthesis Algorithm Transforms