HIPIQS: A High-Performance Switch Architecture Using Input Queuing

Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few switches have been designed that are suitable for more than one of these application domains. Such a switch must offer both extremely low latency and very high throughput for a variety of different message sizes. While some architectures with output queuing have been shown to perform extremely well in terms of throughput, their performance can suffer when used in systems where a significant portion of the packets are extremely small. On the other hand, architectures with input queuing offer limited throughput, or require fairly complex and centralized arbitration that increases latency. In this paper we present a new input queue-based switch architecture called HIPIQS (HIgh-Performance Input-Queued Switch). It offers low latency for a range of message sizes, and provides throughput comparable to that of output qu...

• Type: Conference
• Year: 1998
• Where: IPPS
• Authors: Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. Panda
• Keywords: Distributed And Parallel Computing, IPPS 1998, Message Sizes, Output Queuing Approaches, Queuing