Application of Instruction Analysis/Synthesis Tools to x86's Functional Unit Allocation

Designing a cost effective superscalar architecture for x86 compatible microprocessors is a challenging task in terms of both technical difficulty and commercial value. One of the important design issues is the measurements of the distribution of functional unit usage and the micro operation level parallelism (MLP), which together determine the proper allocation of functional units in the superscalar architecture. To obtain such measurements, an x86 instruction set CAD system x86 Workshop is developed, which consists of both instruction set analysis and optimization tools. x86 Workshop has been applied to analyze several popular Windows95 applications such as Word, Excel, Communicator, etc. The MLP and distribution of functional unit usage are measured for these applications. The measurements are used to evaluate several existing x86 superscalar processors and suggest future extension.

• Type: Conference
• Year: 1998
• Where: ISSS
• Authors: Ing-Jer Huang, Ping-Huei Xie
• Keywords: Effective Superscalar Architecture, Functional Unit Usage, Hardware, ISSS 1998, Superscalar Architecture