Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

16

DAC
1993
ACM

favoriteEmaildiscussreport

90views Computer Architecture» more DAC 1993»

Optimization of Combinational Logic Circuits Based on Compatible Gates

13 years 11 months ago

Optimization of Combinational Logic Circuits Based on Compatible Gates

Download si2.epfl.ch

Maurizio Damiani, Jerry Chih-Yuan Yang, Giovanni D

Real-time Traffic

Computer Architecture | DAC 1993 |

claim paper

Related Content

» Monolithically stackable hybrid FPGA

» Optimal latch mapping and retiming within a tree

» Power Optimized Combinational Logic Design

» Timing Optimization of Logic Network Using Gate Duplication

» SensitivityBased Gate Delay Propagation in Static Timing Analysis

» Multilevel logic optimization for low power using local logic transformations

» Design Optimization for Robustness to Single Event Upsets

» Soft error reduction in combinational logic using gate resizing and flipflop selection

» A hybridized genetic parallel programming based logic circuit synthesizer

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1993
Where	DAC
Authors	Maurizio Damiani, Jerry Chih-Yuan Yang, Giovanni De Micheli

Comments (0)