Validating Word-Oriented Processors for Bit and Multi-word Operations

We examine secure computing paradigms to identify any new architectural challenges for future general-purpose processors. Some essential security functions can be provided by different classes of cryptography algorithms. We identify two categories of operations in these algorithms that are not common in previous general-purpose workloads: bit operations within a word and multi-word operations. Both challenge the basic word orientation of processors. We show how very complex bit-level operations, namely arbitrary bit permutations within a word, can be achieved in O(1) cycles, rather than O(n) cycles as in existing RISC processors. We describe two solutions: one using only microarchitecture changes, and another with Instruction Set Architecture (ISA) support. We generalize our solutions to define datarich execution with MOMR (Multi-word Operands Multi-word Result) functional units. This can address both challenges, leveraging available resources in typical processors with minimal additio...

• Type: Conference
• Year: 2004
• Where: APCSAC
• Authors: Ruby B. Lee, Xiao Yang, Zhijie Shi
• Keywords: APCSAC 2004, Arbitrary Bit Permutations, Computer Architecture, Future General-purpose Processors, Multi-word Operations