We present some novel hardware implementations of a stack. All designs are clockless, fast, and energy efficient, while occupying modest area. We implemented a 42-place stack chip with a family of GasP circuits, making use of automatic transistor sizing and automatic layout generation. Results from simulations show that the chip will function
Jo C. Ebergen, Daniel Finchelstein, Russell Kao, J