Tolerating Hard Faults in Microprocessor Array Structures

In this paper, we present a hardware technique, called Self-Repairing Array Structures (SRAS), for masking hard faults in microprocessor array structures, such as the reorder buffer and branch history table. SRAS masks errors that could otherwise lead to slow system recoveries. To detect row errors, every write to a row is mirrored to a dedicated "check row." We then read out both the written row and check row and compare their results. To correct errors, SRAS maps out faulty array rows with a level of indirection.

• Type: Conference
• Year: 2004
• Where: DSN
• Authors: Fred A. Bower, Paul G. Shealy, Sule Ozev, Daniel J. Sorin
• Keywords: Array Structures, Check Row, Computer Networks, DSN 2004, Self-Repairing Array Structures