Access Ordering and Memory-Conscious Cache Utilization

As processor speeds increase relative to memory speeds, memory bandwidth is rapidly becoming the limiting performance factor for many applications. Several approaches to bridging this performance gap have been suggested. This paper examines one approach, access ordering, and pushes its limits to determine bounds on memory performance. We present several access-ordering schemes, and compare their performance, developing analytic models and partially validating these with benchmark timings on the Intel i860XR.

• Type: Conference
• Year: 1995
• Where: HPCA
• Authors: Sally A. McKee, William A. Wulf
• Keywords: Distributed And Parallel Computing, HPCA 1995, Memory Bandwidth, Memory Speeds, Processor Speeds