Buffered clock tree synthesis for 3D ICs under thermal variations

In this paper, we study the buffered clock tree synthesis problem under thermal variations for 3D IC technology. Our major contribution is the Balanced Skew Theorem, which provides a theoretical background to efficiently construct a buffered 3D clock tree that minimizes and balances the skew values under two distinct non-uniform thermal profiles. Our clock tree synthesis algorithm named BURITO (Buffered Clock Tree rmal Optimization) first constructs a 3D abstract tree e wirelength vs via-congestion tradeoff. This abstract tree is then embedded, buffered, and refined under the given non-uniform thermal profiles so that the temperature-dependent skews are minimized and balanced. Experimental results show that our algorithms significantly reduce and perfectly balance clock skew values with minimal wirelength overhead.

• Type: Conference
• Year: 2008
• Where: ASPDAC
• Authors: Jacob R. Minz, Xin Zhao, Sung Kyu Lim
• Keywords: ASPDAC 2008, Clock Tree, Clock Tree Synthesis, Hardware, Non-uniform Thermal Profiles