Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

66

Voted

IEICET
2007

44views more IEICET 2007»

Optimal Termination of On-Chip Transmission-Lines for High-Speed Signaling

15 years 4 months ago

Optimal Termination of On-Chip Transmission-Lines for High-Speed Signaling

Download www.tamaru.kuee.kyoto-u.ac.jp

Akira Tsuchiya, Masanori Hashimoto, Hidetoshi Onod

Real-time Traffic

IEICET 2007 |

claim paper

Related Content

» Optimizing the EnergyDelayRinging Product in OnChip CMOS Line Drivers

» Optimal Design of SelfDamped Lossy Transmission Lines for Multichip Modules

» Prediction of highperformance onchip global interconnection

Post Info
More Details (n/a)

Added	14 Dec 2010
Updated	14 Dec 2010
Type	Journal
Year	2007
Where	IEICET
Authors	Akira Tsuchiya, Masanori Hashimoto, Hidetoshi Onodera

Comments (0)