Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

36

IJPP
2007

favoriteEmaildiscussreport

55views more IJPP 2007»

Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory

13 years 10 months ago

Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory

Download www.ece.umd.edu

Peter Petrov, Alex Orailoglu

Real-time Traffic

IJPP 2007 |

claim paper

Related Content

» Compilermanaged partitioned data caches for low power

» A Capacity Coallocation Configurable Cache for Low Power Embedded Systems

» A Low Power Highly Associative Cache for Embedded Systems

» Compiler Managed Dynamic Instruction Placement in a LowPower Code Cache

» Onchip Stack Based Memory Organization for Low Power Embedded Architectures

» Static Pattern Predictor SPP Based Low Power Instruction Cache Design

» A Low Power HardwareSoftware Partitioning Approach for CoreBased Embedded Systems

» A SelfTuning Configurable Cache

» Heterogeneously tagged caches for lowpower embedded systems with virtual memory support

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2007
Where	IJPP
Authors	Peter Petrov, Alex Orailoglu

Comments (0)