Efficient Evaluation of Multiple-Output Boolean Functions in Embedded Software or Firmware

— The paper addresses software and firmware implementation of multiple-output Boolean functions based on cascades of Look-Up Tables (LUTs). A LUT cascade is described as a means of compact representation of a large class of sparse Boolean functions, evaluation of which then reduces to multiple indirect memory accesses. The method is compared to a technique of direct PLA emulation and is illustrated on examples. A specialized micro-engine is proposed for even faster evaluation than is possible with universal microprocessors. The presented method is flexible in making trade-offs between performance and memory footprint and may be useful for embedded applications where the processing speed is not critical. Evaluation may run on various CPUs and DSP cores or slightly faster on FPGA-based micro-programmed controllers.

• Type: Journal
• Year: 2007
• Where: JSW
• Authors: Vaclav Dvorak
• Keywords: Boolean Functions, JSW 2007, Multiple-output Boolean Functions, Sparse Boolean Functions