Low-Power Soft Error Hardened Latch

This paper presents a low-power soft error-hardened latch suitable for reliable circuit operation. The proposed circuit uses redundant feedback loop to protect latch against soft error on the internal nodes, and transmission gate and Schmitt-trigger circuit to filter out transient resulting from particle hit on combinational logic. The proposed circuit has low power consumption with negative setup time and low timing overhead. The HSPICE post-layout simulation in 90nm CMOS technology reveals that circuit is able to recover from almost any single particle strike on internal nodes and tolerates input SETs up to 130ps of duration.

• Type: Journal
• Year: 2010
• Where: JOLPE
• Authors: Hossein Karimiyan Alidash, Vojin G. Oklobdzija
• Keywords: Internal Nodes, JOLPE 2010, Reliable Circuit Operation, Soft Error-hardened Latch