Sciweavers

TCOM
2010

Interblock memory for turbo coding

13 years 9 months ago
Interblock memory for turbo coding
—We investigate a binary code, which is implemented by serially concatenating a multiplexer, a multilevel delay processor, and a signal mapper to a binary turbo encoder. To achieve improved convergence behavior, we modify the binary code by passing only a fraction of the bits in the turbo code through the multilevel delay processor and the signal mapper. Two decoding methods are discussed and their performances are evaluated.
Chia-Jung Yeh, Yeong-Luh Ueng, Mao-Chao Lin, Ming-
Added 30 Jan 2011
Updated 30 Jan 2011
Type Journal
Year 2010
Where TCOM
Authors Chia-Jung Yeh, Yeong-Luh Ueng, Mao-Chao Lin, Ming-Che Lu
Comments (0)