Scalable Arbiters and Multiplexers for On-FGPA Interconnection Networks

Abstract—Soft on-FGPA interconnection networks are gaining increasing importance since they simplify the integration of heterogeneous components and offer, at the same time, a modular solution to the complex system-wide communication issues. The switches are the basic building blocks of such interconnection networks and their design critically affects the performance of the whole network. The way data traverse each switch is governed by the operation of the arbiter and the crossbar’s multiplexers that need to be efficiently mapped on the FPGA fabric under tight area and delay constraints. This paper explores the design space of an arbiter and a multiplexer as a unified entity and proposes two new circuit alternatives that allow the design of scalable soft FPGA switches.

• Type: Journal
• Year: 2011
• Where: FPL
• Authors: Giorgos Dimitrakopoulos, Christoforos Kachris, Emmanouil Kalligeros
• Keywords: Basic Building Blocks, Delay Constraints, FPL 2011, Hardware, Heterogeneous Components