Low-Overhead, High-Speed Multi-core Barrier Synchronization

Whereas efficient barrier implementations were once a concern only in high-performance computing, recent trends in core integration make the topic relevant even for general-purpose CMPs. While the nature of CMP applications requires low-latency, the cost of low-latency barrier implementations using hardwarebased techniques can be prohibitive for CMPs, where die area represents opportunities for throughput and yield. Similarly, whereas traditional multiprocessor barrier implementations were developed primarily for dedicated environments, scheduling and multi-programming on CMPs require more adaptable barrier implementations. In this paper, we present and evaluate three barrier implementations that are hybrids of software and dedicated hardware barriers and are specifically tailored for CMPs. The implementations leverage the unique characteristics of CMPs and provide low latency comparable to that of dedicated hardware networks at a fraction of the cost. The implementations also suppor...

• Type: Conference
• Year: 2010
• Where: HiPEAC
• Authors: John Sartori, Rakesh Kumar
• Keywords: Adaptable Barrier Implementations, HiPEAC 2010, Low-latency Barrier Implementations, Multiprocessor Barrier Implementations, System Software