FPGA Implementation of an Adaptive Noise Canceller

This paper proposes an FPGA implementation of an Adaptive Noise Canceller using the Least Mean Square (LMS) algorithm. The hardware architecture is synthesized using the Xilinx Spartan-3e Starter Kit as the target board. The experimental result of the hardware implementation shows the performance of LMS algorithm under different conditions and the feasibility of our architecture. A comparison between hardware and pure software implementation is then made with different filter taps.

• Type: Conference
• Year: 2008
• Where: ISIP
• Authors: Tian Lan, Jinlin Zhang
• Keywords: Adaptive Noise Canceller, Internet Technology, ISIP 2008, Least Mean Square, Xilinx Spartan-3e Starter