Evaluating Large System-on-Chip on Multi-FPGA Platform

This paper presents a configurable base architecture tailorable for different applications. It allows simple and rapid way to evaluate and prototype large Multi-Processor System-on-Chip architectures on multiple FPGAs with support to Globally Asynchronous Locally Synchronous scheme. It allows early /software co-verification and optimization. The architecture abstracts the underlying hardware details from the processors so that knowledge about the exact locations of individual components are not required for communication. Implemented example architecture contains 58 IP blocks, including 35 Nios II soft processors. As a proof of concept, a MPEG-4 video encoder is run on the example architecture.

• Type: Conference
• Year: 2007
• Where: SAMOS
• Authors: Ari Kulmala, Erno Salminen, Timo D. Hämäläinen
• Keywords: Architecture, Configurable Base Architecture, Example Architecture, SAMOS 2007