Abridged addressing: a low power memory addressing strategy

Abstract— The memory subsystem is known to comprise a significant fraction of the power dissipation in embedded systems. The memory addressing strategy, which determines the sequence of addresses appearing on the memory address bus as well as the switching activity in the addressing logic, has a major impact on the memory subsystem power dissipation. We present a novel addressing strategy, Abridged Addressing, that helps reduce system power dissipation by substantially reducing both the address bus switching as well the addressing logic power. The strategy, which relies on minimizing register accesses in the addressing logic, helps overcome some of the limitations of existing approaches: the address bus switching is low; there is very little area, performance, and power overhead; and the addressing hardware is simpler, making the technique suitable for both onchip and off-chip memory, as well as single-port and multi-port memories.

• Type: Conference
• Year: 2006
• Where: ASPDAC
• Authors: Preeti Ranjan Panda
• Keywords: Address Bus, Address Bus Switching, ASPDAC 2006, Power Dissipation