Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
23
click to vote
ITC
1999
IEEE
favorite
Email
discuss
report
98
views
Hardware
»
more
ITC 1999
»
Addressable test ports an approach to testing embedded cores
14 years 24 days ago
Download
etdncku.lib.ncku.edu.tw
Lee Whetsel
Real-time Traffic
Hardware
|
ITC 1999
|
claim paper
Related Content
»
Soft Core Embedded Processor Based BuiltIn SelfTest of FPGAs
»
BuiltIn SelfTest of Embedded SEU Detection Cores in Virtex4 and Virtex5 FPGAs
»
Exploiting Programmable BIST For The Diagnosis of Embedded Memory Cores
»
State Skip LFSRs Bridging the Gap between Test Data Compression and Test Set Embedding for...
»
CacheCompress a novel approach for test data compression with cache for IP embedded cores
»
A New Test Generation Approach for Embedded Analogue Cores in SoC
»
Testing for Interconnect Crosstalk Defects Using OnChip Embedded Processor Cores
»
Modifying UserDefined Logic for Test Access to Embedded Cores
»
Embedded core testing using genetic algorithms
more »
Post Info
More Details (n/a)
Added
04 Aug 2010
Updated
04 Aug 2010
Type
Conference
Year
1999
Where
ITC
Authors
Lee Whetsel
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision