Analysis of the impact of bus implemented EDCs on on-chip SSN

In this paper we analyze the impact of error detecting codes, implemented on an on-chip bus, on the on-chip simultaneous switching noise (SSN). First, we analyze in detail how SSN is impacted by different bus transitions, pointing out its dependency on the number and placement of switching wires. Afterwards, we present an analytical model that we have developed in order to estimate the SSN, and that we prove to be very accurate in SSN prediction. Finally, by employing the developed model, we estimate the SSN due to different EDCs implemented on an on-chip bus. In particular, we highlight how their differences in the number of switching wires, bus parallelism and codewords influence the on-chip SSN.

• Type: Conference
• Year: 2006
• Where: DATE
• Authors: Daniele Rossi, Carlo Steiner, Cecilia Metra
• Keywords: DATE 2006, Error Detecting Codes, Hardware, On-chip Bus, On-chip Simultaneous Switching